Abstract-A low-cost electrically scanned phased array utilizing microstrip patch electrically steerable parasitic array radiator (ESPAR) subarray cells is presented for the first time. Four single-layer three-element ESPAR subarray cells at one-wavelength spacing are uniformly illuminated by a corporate feed network consisting of microstrip Wilkinson power dividers and ring hybrids. The array is scanned using a combination of ESPAR capacitive mutual coupling control and microstrip switched delay line phase shifters at the subarray level to achieve a scanning range from 20 to 20 while maintaining high return loss. The ESPAR coupling technique allows a 50% reduction in the number of phase shifters used by utilizing a full wavelength subcell spacing, resulting in excellent performance with inexpensive fabrication. The fabricated prototype exhibits boresight gain of 12.1 dBi with low scan loss and 7.0-dB worst case sidelobe level. The array is compared quantitatively to thinned arrays with and without parasitic elements to illustrate this advantageous technique. A functional prototype is fabricated and measured and is aptly predicted by the full-wave model. Index Terms-Antenna feed circuits, array antenna theory, beam forming, L-band, microstrip antennas, microwave circuits, phased arrays.
. The phase shifters or true time-delay units for each element account for a considerable share of the array fabrication cost, and therefore, a substantial reduction in the cost of phased arrays can be achieved by reducing the required number of phase shifters. This is already a well-established factor in the design trade, where required equivalent isotropic radiated power (EIRP) is balanced against prime power availability, amplifier power-added efficiency (PAE), desired scan range, and cost. Given these constraints, some switched beamformer networks, such as Rotman lenses and Butler matrices, are able to provide a coarsely sampled scan range with stable radiating elements. At the element level, a wide variety of solutions have surfaced, which are capable of electronic beam scanning without discrete packaged phase shifters [2] [3] [4] [5] . For example, diode switches and microelectromechanical systems (MEMS) have been used to inexpensively provide reconfigurability, commonly by switching conducting paths for the radiating current. Photoconducting switches in [2] provide coarse pattern reconfigurability, but the resonant frequency also shifts as much as 40% due to the switching. The switches in [3] cause parasitically coupled elements to alternate between acting as directors and reflectors, achieving wide angles of main beam scan. However, the scan resolution is low and the antenna exhibits considerable squint over the 2:1 voltage standing-wave ratio (VSWR) bandwidth. Another switched director/reflector topology employing patch antennas in [4] has low scan resolution due to binary switching. Intended for receive mode, the switched monopole design in [5] achieves a low-cost method for accurate signal direction finding, but is unsuitable for fine-resolution transmit-mode operation. Thus, a low-cost precise scan control antenna with stable electrical performance through a continuous reconfigurability range is desired.
The electrically steerable parasitic array radiator (ESPAR) technology is a response to the simultaneous demand for electronic beam scanning with reduced feed network complexity and diminished production cost. Generally, the ESPAR technique generates arrays that scan without the use of phase shifters by employing mutual coupling as a feed for parasitic radiators. As the tuning is achieved via analog reactive loads rather than RF switches, the associated scanning is continuous [6] [7] [8] [9] [10] . Additionally, the sub-microsecond switching time associated with semiconductor devices, such as varactor tuning diodes, imply that varactor-based beam scanning will not increase scanning delays or negatively impact target dwell time [11] . This rapid reconfigurability is a highly desirable trait to both active 0018-9480 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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electronically scanned array (AESA) radars and jamming systems. The microstrip patch ESPAR was designed specifically to extend the inexpensive electronic scanning technique to larger planar arrays, providing the higher gain and pattern scanning associated with phased array antennas via the low-cost tuned parasitic coupling technique. A design exhibiting -plane scanning up to 15 off boresight was presented in [8] . This array employed tunable capacitive loading to adjust the mutual coupling between the driven patch and adjacent parasitic radiators with additional tuned capacitive loads on the parasitic elements for maintaining resonance at the operation frequency. While successful as a proof-of-concept for the microstrip patch as a suitable ESPAR candidate, the necessary bonding between the feed and radiation layers was not well suited for integration in a larger array. The technology was improved in this regard in [12] , where a three-element array was designed on a single layer and featured an integrated dc biasing system. This simplification to the fabrication stage was a critical step toward full array integration. However, to this point, the microstrip patch ESPAR has only been demonstrated as a standalone three-element array: integration of the reconfigurable subcell in a larger scanning array is yet to be demonstrated.
In this paper, the integration of microstrip patch ESPAR antenna subarray cells into a larger scanning array is presented for the first time. The fine-resolution scanning enabled by the analog tuning elements of the previous demonstrations is extended to a higher gain, electrically larger aperture. This array consists of 12 total radiating elements, with a 2 2 subarray cell layout, as shown in Fig. 1(a) . The principal planes in this orientation are the and planes, corresponding to the -and -planes, respectively, and are valid when the antenna is scanned to boresight . Vertically aligned subarray cells are rotated 180 , which facilitates the compact feed network centered on the backside. Phase shifts at the subarray level are accomplished via switched delay lines on the output of the Wilkinson power divider. These subarrays are three-element microstrip patch ESPARs with one driven element, two parasitic elements, and no phase shifters, capable of scanning 20 to 20 in the -plane. The mutual coupling control capacitors and resonance compensation capacitors are depicted at the inter-element gaps and parasitic element exterior resonant edges, respectively. One ESPAR subarray cell is illustrated in Fig. 1(b) to scale. The varactors are designated with a "1" or "2" depending on whether they touch parasitic element 1 or 2, as denoted in Fig. 1(b) .
II. ARRAY THEORY AND DESIGN
Traditional uniformly illuminated scanning arrays avoid the growth of high sidelobe levels (SLLs) by maintaining the spatial sampling period at or below a half-wavelength, which prevents the growth of grating lobes in the array factor (AF) by satisfying the Nyquist sampling criterion for scans up to 90 [13] . The primary difference of the ESPAR array is the tighter element spacing within the subarray cell, which are necessary to create strong mutual coupling. The chosen subarray cell spacing of one wavelength does not result in large sidelobes due to the ability to scan the subarray cell radiation pattern in tandem with the desired full array beam direction. Proper execution of this array design technique requires careful simultaneous consideration of both the ESPAR subarray cell and the array layout.
A. ESPAR Single-Layer Subarray Cell Design
The subject phased-array antenna employs the three-element parasitic array presented in [12] as a subarray cell. Rogers RT-Duroid 5880 with a thickness of 62 mil is utilized as the substrate, as the low permittivity and loss tangent (2.2 and 0.0009) each facilitate higher gain. A 50-microstrip line carries the signal from the edge-mount SMA connector to a single driven patch antenna in the center of the subarray cell. A parasitic patch identical in size to the driven element is coupled in the -plane on each side. An inverted-Y shape isolation groove is cut into the ground beneath the driven element to dc isolate the ground-plane halves. This groove ensures the presence of enough independent dc bias nodes to independently control all varactors. Two surface-mount reverse-bias diode varactors are used in the gaps on either side of the driven element to directly connect with the parasitic patch antennas. These varactors are called the "coupling capacitors," designated , and are used to control the mutual coupling. Each parasitic element is also loaded with grounded capacitors to compensate resonant frequency shifting. These are called "compensation capacitors" and are designated . These capacitors are actively tuned by adjusting the reverse bias voltage across their terminals. The voltages are chosen based on the capacitive loading schemes determined in the simulation stage. The impacts of these capacitive loads on the performance of the total structure are discussed in detail in [10] .
Precisely modeling the complex interactions between the capacitive loads and their effects on coupling and resonant frequency across multiple simultaneously supported patch resonant modes is a very difficult task and is best left to full-wave simulation. Therefore, the sets of lumped capacitors (e.g., or , or ) are assigned values across the tunable range of the varactors used in the fabricated prototype. A given loading scheme is simulated, and its fitness is determined by examination of the radiation characteristics and input matching at the resonant frequency. The loading schemes with appropriate beam scan angle and input matching at the operation frequency are selected.
B. AF Considerations
For a given array aperture size, eliminating phase shifters implies an increase in the sampling period between phase-corrected radiators. The microstrip patch ESPAR selected to mitigate this undesired effect compensates by correcting the relative phases within the subarray cell. To illustrate, (1) shows the equivalent normalized AF derivations for a 12-element phased array antenna in the -plane, with element 1 centered at . It assumes identical radiating elements with arbitrary phase delays for -plane scanning and unequal relative current magnitude , (1) where is the wavenumber, and and are the relative -coordinates of each of the 12 elements. However, if the three-element subarrays can be assumed to exhibit identical performance, it is valid and more convenient to treat the system as an array of subarray cells. Further, as scanning is only required in the elements' -plane ( plane), that cut of the AF simplifies to (2) with spacing in the -plane. Rather than calculating an AF with regard to each individual microstrip patch element, it is more appropriate to treat each subarray cell as an element with the distance between the driven elements taken as the spacing. This requires a precise and consistent manufacturing process for the subcells, which is challenging for the more complicated layout of the ESPAR subcell with respect to an individual patch antenna. These parameters are substituted in (2) for boresight and scanned cases, and the resulting AFs are plotted in Fig. 2 . Grating lobes for the scanned case appear at roughly 40 , on the opposite side to the desired main beam peak at 20 . This is mitigated for the ESPAR array, where the subarray cell pattern is scanned as well, reducing the element pattern in the direction of these undesired lobes. Fig. 3 illustrates the advantage of the microstrip patch ESPAR compared to a thinned array. The spacing is set to one wavelength, and a single phase shifter is used for each, with additional phase correction in the ESPAR structure by the tunable varactors. While the full wavelength spacing utilized by the ESPAR can also be used for single patch antenna elements leading to the thinned array and reduced total phase shifters, the resulting array is prone to poor aperture efficiency and high sidelobes.
The period between driven elements in the phased array is inversely proportional to the expense afforded to the T/R modules for those elements. For a constant aperture size, the microstrip patch ESPAR array is less expensive than an array employing the traditional half-wavelength lattice. For a linear space and scanning in the -plane, the number of elements , each requiring a phase shifter, is related to the element size in the -plane as (3) The microstrip ESPAR, with a full-wavelength of linear size in the -plane, requires a maximum of two phase shifters; therefore, the cost is 50% of that for the four phase shifters in the traditional lattice with spacing of . While a "thinned array" consisting of individual patch elements with a spacing closer to would achieve a similar cost reduction, the individual elements would have a lower gain with respect to the ESPAR subcells, which have a larger effective aperture due to the coupled parasitic elements.
As -plane scanning was not an objective for this work, the ESPAR subarray cell spacing in the -plane is selected to be a full wavelength. Since there are no parasitic elements in the -plane, the measured pattern in that plane will be approximately equivalent to the thinned array; therefore, comparison of the array's -to -plane radiation patterns will demonstrate the benefit of the microstrip patch ESPAR over the thinned array. In the figure, patch elements identical to the ESPAR driven element are fed with a uniform progressive phase shift to scan to 20 . The ESPAR is similarly scanned, but is also scanned at the subarray cell level, resulting in a sidelobe level more than 10 dB better than the thinned array. This is shown graphically in Fig. 4 . The ideal phase distribution shown in green (in online version) represents the cumulative phase shift necessary for 20 scanning for a continuous linear phase distribution. The thinned array meets this curve at two locations separated by a full wavelength, where the phase is directly adjusted by a phase shifter. This limited phase correction does not satisfy the Nyquist criterion, resulting in aliasing of the main lobe of the AF in the visible region, leading to high sidelobes. The lower SLL in the microstrip patch ESPAR is achieved by the presence of additional points of phase correction in the form of the parasitic elements.
The current distribution on the elements of the patch ESPAR is uniquely altered by the presence of the tunable capacitors. Fig. 5 illustrates the current magnitude distributions for both the boresight and 20 scan cases across the driven and parasitic elements. In Fig. 5(a) , the boresight mode currents are shown with clearly increased current density in the region between the compensation varactors on each of the parasitic elements, and a similar magnitude across each patch. The parasitic elements exhibit radiation from the fundamental mode, as is desired. The 20 scan case in Fig. 5(b) shows the characteristic magnitude distribution first exhibited in [7] , where one parasitic element experiences the phase lag shown in Fig. 4 and higher magnitude than the other two elements, causing the beam to scan. The close proximity and parasitic nature of the outer patches leads to a positive phase lag with respect to the driven element. While it may be possible to use a left-handed structure in the coupling network to cause apparent negative phase lag in the parasitic elements, the lack of such a mechanism in the presented array does not impede double-sided electronic scanning due to the symmetry of the structure, as demonstrated in Section III, Full Wave Simulation, and in the measured device.
C. DC Biasing Configuration
The voltages are fed to the system in five locations: the driven element and two parasitic elements are each biased at a different voltage, determined by the required loading schemes. The ground plane is biased with the final two voltages. Fig. 6 shows the five nodes of the biasing circuit on the ESPAR subcells, as well as the common connections between corresponding nodes of different subcells in the array. The specific orientation of the varactors anodes on a given subarray cell is chosen to simplify the dc biasing, as illustrated in the figure. Here, it is clear that two vertically aligned subarray cells, such as the upper and lower left, will share identical voltage differences from node to node, allowing greatly expedited and simplified verification of the biasing during operation. To accomplish the independent dc nodes in the ground plane, a 100-m groove is cut through the ground plane beneath the driven element to bisect it, creating two independent dc nodes. This groove splits into a V shape to circumvent the SMA connector, which would otherwise short circuit the two nodes, with the final shape of the groove being an inverted Y shape seen in Fig. 6 . Simple wires are run from the dc voltage supplies and are connected to the ground planes and parasitic elements using the techniques from [7] and [12] .
A unique biasing scheme is utilized for the final node in the biasing circuit. The driven patch antenna is physically connected to the microstrip line, which is also shorted to the coaxial cable's signal line via the SMA connector. Therefore, all four driven elements and the signal traces of the feed network are at the same voltage potential. Instead of running a wire to directly connect to the driven patch antenna, a microstrip bias tee is utilized.
D. Array Feed Network
The corporate feed network used to route the RF signal to the ESPAR panels divides the signal equally to all four driven elements. First, the signal trace is set to the appropriate voltage by attaching a wire from the corresponding dc supply to the bias tee. This circuit is then connected to the Wilkinson power divider by an SMA cable, where the first equal power split occurs. This stage also applies any necessary phase shifting at the subarray cell level for scanning in the -plane. Smaller semi-rigid cables now feed the split signal into two ring hybrid couplers. The outputs are connected to the microstrip ESPAR panels through a final set of identical cables. The selections of the Wilkinson and ring hybrid couplers were made to maintain a low-profile and compact feed network [14] . In Fig. 7 , the wooden mounting structure is shown in transparent green (in online version). The feed network was required to fit within the inner boundary of the wooden section, requiring that the couplers be oriented as shown. The cables are omitted. In the lower right of the figure, an additional Wilkinson divider is shown with an additional delay line segment. For demonstration purposes, these Wilkinson dividers are switched out to provide the appropriate subarray-level phase shifts for beam scanning. A packaged SMA dc block is attached to the radial stub circuit input to isolate the RF source from the dc voltage.
III. FULL-WAVE SIMULATION

A. Simulation Package and Configuration
A combination of the ANSYS High Frequency Structure Simulator (HFSS)-a full-wave electromagnetic solver-and MATLAB post-processing were used to calculate the array performance. The ESPAR subarray cells are first simulated in HFSS. The simulated performance of the subcell is presented in Table I ; a full discussion is presented in [12] . The radiation patterns are then exported to MATLAB, allowing analysis of the full array performance and calculation of the appropriate subarray cell-level phase shifts. These phase shifts are integrated as appended delay-line segments on the Wilkinson power dividers. Finally, absolute gain predictions are made by adding the subarray cell gains to the AF directivity increase and subtracting the feed circuit losses.
The three-element microstrip patch ESPAR was created with the dimension shown in Fig. 1(b) . A wave port launches the 1-GHz signal along the microstrip line and lumped elements are used to simulate the effects of variable capacitive loads. Due to the negligible RF performance impact imposed by the biasing circuit, the dc biasing is excluded from the full-wave simulations. Loading configurations corresponding to desired scan cases are simulated, where the pattern quality, gain, and return loss are verified. The microstrip circuit elements were also simulated using HFSS. As aperture efficiency is highly dependent on uniformity in the current distribution across the driven elements, the power dividers in the corporate feed network are tuned in simulation to achieve equal splitting. Further, optimal realized gain for the array is only achieved for high return loss in the feed network, necessitating that the impedance matching is maintained at all ports.
B. Simulation Results
The ESPAR cells were solved across a frequency sweep from 800 MHz to 1.2 GHz to illustrate the resonance behavior about the operation frequency of 1 GHz. A parametric analysis of the lumped element capacitor values provided the loading schemes. In each configuration, the changing capacitors alter the mutual coupling and parasitic element resonant frequencies. This results in varied parasitic element current distributions and therefore varied radiation patterns for each case. Simultaneously, the impedance matching at 1 GHz is monitored to ensure scanning the radiation pattern does not result in heavily diminished gain; loading configurations, which result in high-impedance mismatch are rejected. In Fig. 8 , loading cases, which cause various scan angles, are recorded with their associated plots. Table II records the loading configurations utilized in the final array.
IV. FABRICATION, MEASUREMENT, AND RESULTS
A. Fabrication Technique
The microstrip patch ESPAR array was fabricated using a combination of common printed circuit board (PCB) fabrication and custom handwork. The subarray cells were constructed first. Radiation and ground plane layer files were directly converted from the HFSS design file. A milling machine then patterned the copper patches, microstrip inset feed, capacitor lands, and grounding via pads.
The majority of the fabrication handwork involved soldering the varactors to the radiation layer. These varactors, which are Infineon BB857H7902 surface mount chips, are soldered in eight positions per subarray cell. The varactors are mounted to the patch layer visible in Fig. 9(a) , and are oriented with all anodes facing in the same direction for a given subarray cell. This orientation ensures that the progression of bias voltages from node to node is monotonic and therefore easier to check during measurement. The leakage current through the varactors in the reverse-bias condition is approximately 10 nA, resulting in a worst case power consumption of 2.4 W. The narrow inverted-Y dc isolation groove on the ground plane was milled at 100-m width using alignment pins to ensure the groove ran parallel to, and centered under, the driven patch, as shown in Fig. 9(b) . The biasing and grounding via-holes were machined with a drill press, then metallized by electroplating. As the biasing vias were simply through-holes for 0.5-mm-diameter oxide-insulated dc wires, the electroplating was removed from these vias by hand with an appropriately small drill bit.
Acid etching was the primary fabrication technique for the feed network microstrip circuits. The circuit traces were patterned on 0.032-in-thick Rogers 4003 substrates. A sodium per- sulfate bath was used to remove extraneous feed layer copper. Chip resistors are utilized in the Wilkinson power dividers; the 50-lines dictate a 100-resistance, which is achieved by soldering two 200-resistors in parallel, adjoining the output lines. This increases the maximum input power level for the RF signal compared to using a single 100-chip with the same form factor. The isolated ports on the ring hybrids are terminated to ground with a matched load. Similar to the Wilkinson circuits, four 200-resistors are placed in parallel between the signal trace and a grounding pad, matching the isolated port, as seen in Fig. 9(c) . The symmetry of the array and mounting structure requires that the two ring hybrids are mirrored images of one another. This allows absolute symmetry through the entire feed network, and maintained equality in the phase delay through each branch. The performance of the measured feed network circuits are presented in Table III .
The array was laid out to mount on the wooden structure visible in Fig. 9(d) . The ESPAR panels were screwed to the 1/4-in-thick fiber board, with 1/2-in holes drilled through to pass the SMA cable and biasing wires. The microstrip circuits were cut on a band saw and screwed to the back side of the fiber board, oriented such that the entire feed network and cables fit within the support structure framing. This reduced the feed network footprint, conserving space and reducing electrical loss due to path length. Hand-formable 6-in Amphenol SMA cables carry the RF signal from the Wilkinson power divider to the ring hy- brids, and then on to the ESPAR panels through the holes in the fiber board.
B. DC Biasing
Active control over the radiation pattern scan angle requires variable reactance values, and therefore, adjustable reverse bias voltages over the varactors. A five-stranded braid of 22 gauge wires, visible in Fig. 9(c) , connects to four dc voltage supplies, while one wire is grounded with respect to the biasing circuit. The highest and lowest voltages, and , are connected to the two RF ground plane halves. and are soldered to the surface of the parasitic patches after being passed through the drilled vias. The final voltage, , energizes the entire feed network signal trace simultaneously by way of the bias tee circuit, shown in Fig. 10 .
The inverted-Y isolation groove in the ground plane is designed to minimize its impact on the RF performance of the array. However, this effect is not negligible and distorts both the resonant frequency of the center patch and the impedance of the microstrip line. These effects are nullified by the placement of a conductive aluminum tape over the entire groove visible in Fig. 9(b) . The thin adhesive film on the tape is not conductive. These conditions simulate a continuous RF ground plane in the vicinity of the groove while maintaining dc isolation of the ground plane halves.
C. Array Performance Measurement and Results
Following the fabrication and final assembly procedures, the ESPAR subarray cells were individually tested. A multimeter was used to check the consistency of forward bias voltage for the diode varactors between nodes. This served as verification that all varactors were functioning properly and were soldered sufficiently. The bias voltage wires were connected to the power supplies, and the voltages corresponding to the loading configurations of Table II were set. An Agilent PNA-L N5230A was utilized to measure the input reflection characteristics for each configuration. These results are recorded in Fig. 11 , where the response of each subarray cell is present for the boresight and 20 scan cases, as well as the total input at the feed network input. It is clear that the loading configurations cause large variations in the number, locations, and depth of the resonant nulls in . These dips correspond to the resonance splitting often seen in filtering responses and are caused by the coupling of the resonant modes in the structure [7] , [10] , [12] , [15] . However, this additional resonance behavior corresponds to radiation modes with poor pattern shapes, cross-polarization levels, and increased susceptibility to squinting, and so only the resonance at 1 GHz is utilized. The return loss at 1 GHz is preserved better than 10 dB, verifying the full-wave simulations and indicating success in the utilization of the resonance compensation varactors. The total input reflection coefficient at the feed network input port is displayed in Fig. 11(c) for the boresight and 20 scan load schemes. The multiple resonance phenomenon is compounded for the scanned beam case by the complex feedback behavior from multiple reflections and varying phase delays in the feed network, as evidenced by the low average value of across the plotted frequency region. The array was mounted inside the anechoic chamber at the University of Central Florida (UCF), Orlando, FL, USA, where the radiation properties were then measured at the chamber quiet zone, corresponding to a measurement distance of 2.25 m. The far-field limit of the ESPAR array is roughly 4.8 m, considering the exterior corners of opposite ESPAR ground planes as defining the largest dimension. However, as the simulated first side lobes are only 10 dB below the peak gain, this is not expected to drastically impact the accuracy of the measured gain or sidelobe levels. Pattern measurements in the -plane are visible in Fig. 12 for the five illustrated loading cases in Table II . While only five patterns are shown, the scanning range is continuous from 20 to 20 and is only limited by the precision of the power supplies, as the varactor loads are analog devices. The pattern main lobes match the simulated results exceptionally well in both beamwidth and direction of peak gain, showing continuous scanning across the 20 to 20 range. In Fig. 13 , the normalized boresight -plane gain patterns are plotted, and show good agreement in the main lobe and general shape. The location and relative level of the sidelobes match with similar accuracy for the boresight and 10 scans with the SLL better than 10 dB below peak gain. In the 20 scans, the SLL worsens to 8.5 and 7.0 dB below peak gain, compared to the simulated level of 10 dB. This is partially due to the nonideality of the varactors used when pushed to their minimal capacitance value, where the inner-subcell phase difference is consequently larger than the simulated values, causing growth of the sidelobe. One method to avoid such issues in the future would be to move the varactors closer to the center of the patch, where larger values of capacitance would produce the same loading effect while avoiding pushing the varactors to their extreme value [16] . This adjustment of loading location would reduce the effective capacitance seen by the patch due to the sinusoidal field distribution under the patch; consequently, the varactors would be biased to achieve a higher capacitance value. This region of the varactor tuning range is more sensitive to slight variations in bias voltage and lowers the varactor self-resonant frequency. The loading location used in this paper is a balance between these effects. Additionally, measurement of the microstrip patch ESPAR at less than the far-field distance may also contribute to the SLL discrepancy; this theory is supported by the measured -plane SLL, which is higher than the simulated value for an otherwise simple configuration of elements in that plane; an SLL measurement error of nearly 1 dB can be expected for this measurement distance, given the results in [17] for uniform illumination. The absolute gain of the array at boresight is measured to be 12.1 dBi, compared to the simulated gain of 12.5 dB including feed loss. This difference is primarily due to the small phase and amplitude mismatches in the feed network and the fabrication tolerance of the individual subarray cells. The gain of the ESPAR array decreases roughly 0.5 dB across the scan range, as seen in Fig. 14(a) . The overlay of the five scanned radiation patterns are shown in Fig. 14(b) for comparison. The aperture efficiency of 38.6% is low due to the large -plane spacing, and was expected for this reason.
The narrowband nature of the microstrip patch ESPAR is evident in Fig. 15 , where realized gain versus frequency is plotted for multiple -plane scan angles. The sharp gain roll off away from 1 GHz is attributed to both the narrowband impedance match, as well as beam squinting with frequency due to rapid phase variation in the induced parasitic element current. These effects are inherent to tightly coupled resonators, as the mutually coupled ESPAR patch antennas are. The red boresight curve (in online version), corresponding to nearly symmetric loading, results in a more broadly shaped gain curve. 
D. RF Power-Handling Capacity
The varactor diodes, which provide the scanning capability, are susceptible to high instantaneous voltage differences across their terminals. For the Infineon BB857 series, the data sheet advertises a maximum reverse-bias voltage of 35 V; the voltage-capacitance characteristics are explored in [10] . Therefore, the sum of the constant dc bias voltage and the instantaneous voltage caused by the RF signal should be less than this value. For the patch ESPAR, the most sensitive case occurs in the 20 scan case, where the dc reverse bias across one set of compensation varactors is at 28 V. The absolute maximum RF input power level is that which produces an instantaneous voltage swing of 7 V at the terminals of the compensation varactors under this load, and is calculated to be approximately 0.33 W per board. This brings the total power capacity of the full 12-element microstrip patch ESPAR array to be roughly 1.3 W. This capacity can be increased by adjusting the load location of the varactors inward toward the center of the resonant edges, where the instantaneous voltage swing will be lower. Additionally, if the varactors are loaded in series sets of parallel pairs, the same load values can be obtained with the power-handling capability increased fourfold.
V. LARGER MICROSTRIP PATCH ESPAR ARRAYS
The successful integration of the microstrip patch ESPAR as a subarray encourages exploration of performance for even larger aperture sizes. Clearly, the financial benefit of utilizing ESPAR cells to reduce phase-shifter count should be expanded to incorporate systems intended for much higher gains, allowing substantial cost savings. Further, the ESPAR should not preclude advanced array techniques such as aperture tapering to achieve lower sidelobes. To illustrate this capacity for expansion, simulations were performed with the same subarray filling an aperture of maximum dimensions and in the -and -plane, respectively, for a total of 20 ESPAR cells total across two rows of ten columns. The element patterns from the threeelement subarray are integrated with the appropriate phases and weights to calculate total array radiation patterns. Again restricting the scanning requirements to the -plane, ten phase shifters would be necessary to achieve this scanning as vertical subarrays are fed in phase. From (3), a similarly sized array with half-wavelength spacing would require 20 phase shifters. Considering the additional cost of ESPAR board fabrication to be the varactors at nearly $1 apiece, for $8 per board-negligible compared to the board material, connectors, and PCB fabrication cost-the cost avoidance is still nearly 50% compared to the half-wavelength case. The simulated total array -plane normalized gain patterns are shown in Fig. 16 . Two cases are illustrated: uniform illumination, and an -bar Taylor taper for SLL of 25 dB, designed per [18] . Assuming a lossless feed network, the realized gain of this array at boresight is 20.6 dBi, with a scan loss of 1.4 dB out to 30 . This scan angle is achieved by pushing the ESPAR arrays to their maximum scan angle of 20 and driving the rest of the way with the phase shifters at the subarray inputs; this approaches a limit as the inability to scan the subarrays further causes significant scan loss. Realistic losses in the feed network would decrease the peak realized gain to around 19 dBi. It is clear for each of the scan cases that the normal array sidelobes benefit from the Taylor weighting; it is the grating lobe out at 45 to 90 that maintains its relative level of roughly 15 dB below peak gain. Interestingly, the peak level of the grating lobe decreases in the 30 scan case as it reaches the null in the subcell pattern.
From the simulations and cost analysis, it is obvious that the microstrip patch ESPAR represents a low-cost electrically large planar array solution for narrowband scanning arrays. Further application of advanced array techniques, such as optimization for beam synthesis and null placement, are not precluded by the use of this technology.
VI. CONCLUSION AND FUTURE WORK
Integration of the microstrip ESPAR as a subarray in a larger planar array has been presented for the first time. The combination of a compact feed network with the three-element microstrip ESPAR phased array has produced an electrically scanned array with reduced phase shifters and cost compared to a traditional uniform array with better sidelobes and gain than the thinned patch array. This proof of concept enables even further integration of the ESPAR technique into existing phased-array antenna design methods.
The application of the ESPAR technique to planar arrays must be studied further to enable improvements to scan range to include parasitic -plane scanning and higher gain. However, the challenge associated with 2-D parasitic element coupling will be a more complicated resonant behavior, which may make low VSWR across scan quite difficult. Different element types, e.g., designs incorporating coupled cavity-backed slot antennas, will allow high-magnitude coupling, ensuring high aperture efficiency and low sidelobes across the scan range. Additionally, traditional uniform arrays with half-wavelength spacing, intended for applications requiring low sidelobes, would benefit from the introduction of phase-correcting parasitic elements similar to the use in the microstrip ESPAR.
